


MARKING

SOT-26	DIP-8	SOP-8
<p>U863 L: Lead Free G: Halogen Free</p>	<p>UTC UC3863 Date Code L: Lead Free G: Halogen Free Lot Code</p>	<p>UTC UC3863 Date Code L: Lead Free G: Halogen Free Lot Code</p>


PIN CONFIGURATION



PIN DESCRIPTION

PIN NO.		PIN NAME	PIN TYPE	DESCRIPTION
SOT-26	DIP-8 SOP-8			
1	8	GND	P	Ground.
2	7	FB	I	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and SENSE pin input.
3	5	RI	I	A resistor connected between RI and GND sets switching frequency. A 100kΩ resistor R _I results in a 65KHz switching frequency.
4	4	SENSE	I	Current sense input pin. Connected to MOSFET current sensing resistor node.
5	2	V _{DD}	P	Power supply.
6	1	GATE	O	The totem-pole output driver for driving the power MOSFET.
-	3, 6	NC	-	No Connection

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^{\circ}\text{C}$, $V_{DD}=15\text{V}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	30	V
Input Voltage to FB Pin	V_{FB}	-0.3 ~ 7	V
Input Voltage to CS Pin	V_{SENSE}	-0.3 ~ 7	V
Junction Temperature	T_J	+150	$^{\circ}\text{C}$
Operating Temperature	T_{OPR}	-40 ~ +125	$^{\circ}\text{C}$
Storage Temperature	T_{STG}	-50 ~ +150	$^{\circ}\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ OPERATING RANGE

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	9 ~ 22	V

■ ELECTRICAL CHARACTERISTICS ($T_A=25^{\circ}\text{C}$, $V_{DD}=15\text{V}$, $R_I=100\text{K}\Omega$, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY SECTION						
Start Up Current	I_{STR}	$V_{DD} = V_{DD(ON)} - 0.1\text{V}$		2.5	20	μA
IC Operating current	I_{OP}	$V_{FB}=3.5\text{V}$		1.2	2.5	mA
VDD Zener Clamp Voltage	V_{CLAMP}	$I_{DD}=10\text{mA}$	27	28.5	30	V
UNDER-VOLTAGE LOCKOUT SECTION						
Start Threshold Voltage	$V_{THD(ON)}$		12	13.5	15	V
Min. Operating Voltage	$V_{DD(MIN)}$		7	8	9	V
CONTROL SECTION						
V_{FB} Open Loop Voltage Level	$V_{FB-OPEN}$		4.8	5.1		V
PWM Input Gain	A_{VCS}	$\Delta V_{FB}/\Delta V_{CS}$		3		V/V
Burst-Mode Out FB Voltage	$V_{FB(OUT)}$	$V_{SENSE}=0$		1.6		V
Reduce-Frequency end FB Voltage	$V_{FB(END)}$	$V_{SENSE}=0$		2.55		V
Burst-Mode Enter FB Voltage	$V_{FB(IN)}$	$V_{SENSE}=0$		1.5		V
Switch Frequency	Normal	$V_{FB}=3.5\text{V}$, $R_I=100\text{K}\Omega$ Before enter burst mode	60	65	70	KHz
	Power-Saving			23		KHz
Duty Cycle	D_{MAX}	$V_{FB}=3.5\text{V}$, $V_{SENSE}=0$	70	78	85	%
Frequency Hopping	$F_{J(SW)}$		-4		+4	%
Frequency VDD Stability	F_{DV}	$V_{DD}=12\text{V}\sim 20\text{V}$			5	%
Frequency Temperature Stability	F_{DT}	$T=-20\sim 100^{\circ}\text{C}$		1.5	5	%
RI Resistor Value Range	R_I		50	100	150	K Ω
Feedback short current	I_{FB}			240		μA
Softstart time	T_{SS}			2		mS
PROTECTION SECTION						
VCC Over Voltage Protection Threshold	V_{OVP}	$V_{FB}=4.2\text{V}$	26	27	28	V
FB PIN Over Load Protection Threshold	V_{OLP}			4.45		V
Over Load Protection Delay-Time	T_{Delay}	$V_{FB}=5\text{V}$	40	55	70	mS
OTP threshold	$T_{(THR)}$	$V_{FB}=4.2\text{V}$		135		$^{\circ}\text{C}$
CURRENT LIMITING SECTION						
Peak Current Flat Threshold Voltage	V_{CS-F}	$V_{FB}=4.2\text{V}$, Duty $\geq 60\%$	0.90	0.95	1.00	V
Peak Current Valley Threshold Voltage	V_{CS-V}	$V_{FB}=4.2\text{V}$, Duty=0%	0.58	0.63	0.68	
Lead Edge Blanking Time	T_{LEB}			350		ns
DRIVER OUTPUT SECTION						
Output Voltage Low State	V_{OL}	$V_{DD}=16$, $I_O=-20\text{mA}$			0.8	V
Output Voltage High State	V_{OH}	$V_{DD}=16$, $I_O=20\text{mA}$	11			V
Output Voltage Rise Time	t_R	$C_L=1.0\text{nF}$		100		ns
Output Voltage Fall Time	t_F	$C_L=1.0\text{nF}$		60		ns

■ OPERATION DESCRIPTION

The **UC3863** devices integrate many useful designs into one controller for low-power switch-mode power supplies. The following descriptions highlight some of the features of the **UC3863** series.

Start-up Current

The start-up current is only 5μA. Low start-up current allows a start-up resistor with a high resistance and a low-wattage to supply the start-up power for the controller. For AC/DC adaptor with universal input range design, a 2.5~3MΩ, 1/8W startup resistor could be used together with a V_{DD} capacitor to provide a fast startup and low power dissipation solution.

Power-Saving Mode Operation

The proprietary Power-Saving Mode function provides linearly decreasing the switching frequency under light-load conditions for higher efficiency. The feedback voltage, which is sampled from the voltage feedback loop, is taken as the reference. Once the feedback voltage dropped below the threshold voltage, the switching frequency starts to decrease. This Power-Saving Mode function dramatically reduces power consumption under light-load conditions. The 22KHz minimum frequency control also eliminates the audio noise at any loading conditions.

At zero load condition, the magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy. The **UC3863** enter burst mode at standby condition to minimize the switching loss and reduces the standby power consumption. Power supplies using the **UC3863** can easily meet even the strictest regulations regarding standby power consumption.

Switch Frequency Set

The maximum switch frequency is set through the 100KΩ RI-pin resistor to 65KHz. Switch frequency is modulated by output power P_{OUT} during IC operating. At no load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. So lower switch frequency at lower load, which more and more improve IC's efficiency at light load. At from no load to light load condition, The IC will operate at from Burst mode to Reducing Frequency Mode. The relation curve between f_{SW} and P_{OUT}/P_{OUT (MAX)} as followed Fig.1. The maximum switch frequency is set through the RI-pin resistor RI: $F_{SW}=6500/RI$ (KΩ) KHz.




Fig.1 The relation curve between f_{SW} and relative output power P_{OUT}/ P_{OUT (MAX)}

■ OPERATION DESCRIPTION (Cont.)

Frequency Hopping For EMI Improvement

The Frequency hopping is implemented in the IC; there are two oscillators built-in the IC. The first oscillator is to set the normal switching frequency; the switching frequency is modulated with a period signal generated by the 2nd oscillator. The relation between the first oscillator and the 2nd oscillator as followed Fig.2. So the tone energy is evenly spread out, the spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.




Fig.2 Frequency Hopping

Built-in Slope Compensation

Built-in slope compensation circuit greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation.

Leading-Edge Blanking

Each time the power MOSFET is switched on, a turn-on spike will inevitably occur at the sense-resistor. To avoid premature termination of the switching pulse, a 400ns leading-edge blanking time is built in. Conventional RC filtering can therefore be omitted. During this blanking period, the current-limit comparator is disabled and it cannot switch off the gate driver.

Constant Output Power Limit

When the SENSE voltage, across the sense resistor R_S , reaches the threshold voltage, around 0.8V, the output GATE drive will be turned off after a small propagation delay t_D . This propagation delay will introduce an additional current proportional to $t_D \times V_{IN} / L_p$. Since the propagation delay is nearly constant regardless of the input line voltage V_{IN} . Higher input line voltage will result in a larger additional current and hence the output power limit is also higher than that under low input line voltage. To compensate this variation for wide AC input range, the threshold voltage is adjusted by the V_{IN} current. Since V_{IN} pin is connected to the rectified input line voltage through a resistor R_{VIN} , a higher line voltage will generate higher V_{IN} current into the V_{IN} pin. The threshold voltage is decreased if the V_{IN} current is increased. Smaller threshold voltage, forces the output GATE drive to terminate earlier, thus reduce the total PWM turn-on time and make the output power equal to that of low line input. This proprietary internal compensation ensures a constant output power limit for wide AC input voltage from 90VAC to 264VAC.

Under Voltage Lockout (UVLO)

The turn-on and turn-off thresholds of the **UC3863** are fixed internally at 15.8V/10V. During start-up, the hold-up capacitor must be charged to 15.8V through the start-up resistor, so that the **UC3863** will be enabled. The hold-up capacitor will continue to supply V_{DD} until power can be delivered from the auxiliary winding of the main transformer. V_{DD} must not drop below 10V during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor will be adequate to supply V_{DD} during start-up.

Gate Output

The **UC3863** output stage is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. A good tradeoff is achieved through dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 15V clamp is added for MOSFET gate protection at higher than expected V_{DD} input.

■ OPERATION DESCRIPTION (Cont.)

Protection Controls

The IC takes on more protection functions such as OVP, OLP and OTP etc. In case of those failure modes for continual blanking time, the driver is shut down. Driver is reset after failure is eliminated.

OVP

The OVP will shut down the switching of the power MOSFET whenever $V_{DD} > V_{OVP}$. The OVP event as followed Fig.3.




Fig.3 OVP case




Fig.4 OLP case

OLP

OLP will shut down driver when $V_{FB} > V_{OLP}$ for continual a blanking time. The OLP event as followed Fig.4.


OTP

OTP will shut down driver when junction temperature $T_J > T_{(THR)}$.

PCB Layout Note

Noise from the current sense or the control signal can cause significant pulse width jitter in continuous-conduction mode, and slope compensation helps alleviate these problems. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the **UC3863**, and increasing the power MOS gate resistance is advised.


■ REFERENCE CIRCUIT (19V / 2.1A)



BOM

Reference	Component	Reference	Component
BD1	2A_600V	R6, R23	R 1.5MΩ
C1	CC 10NF/1KV	R7, R8	R 47KΩ
C2	ELC 82μF/400V, 105°C, ±20%	R12	R 100K
C3	CC 1000pF/1KV	R13	R 4.7Ω
C6	CC 1nF/50V	R15	R 10Ω
C10	ELC 10uF/50V; 105°C, ±20%	R16	R 47Ω
C7, C46	CC,0.1μF/50V	R17	R 10KΩ
C11	CC, 68pF/50V	R18	R 1KΩ
C41, C43	ELC 680μF/25V, 105°C, ±20%	R20, R21	R 1.5Ω
C45	CC,10nF/50V	R22	R 2.7Ω
CX1	X-CAP 0.33μF/275VAC	R40	R 47Ω
CY1	Y-CAP 1000pF/400V	R41	R 820Ω
C40	CC 100pF/1KV, SMD1206	R42	R 2.2KΩ
D4	1N4148, 0.15A/75V	R43	R 680Ω
D1	1N4007, 1.0A/1000V	R45	R 68KΩ
D3	BAV20W, 1A/200V	R46	R 10KΩ
D5	Schottky, 20A/100V	T1	RM-8
F1	Fuse 2.0A/250V	U1	IC UTC UC3863
LF1, LF2	choke	U3	LTV-357-T-C
Q1	10N65, 10A/650V	U4	TL431

■ TYPICAL CHARACTERISTICS



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.